All language subtitles for How are Microchips Made CPU Manufacturing Process Steps-en

af Afrikaans
ak Akan
sq Albanian
am Amharic
ar Arabic
hy Armenian
az Azerbaijani
eu Basque
be Belarusian
bem Bemba
bn Bengali
bh Bihari
bs Bosnian
br Breton
bg Bulgarian
km Cambodian
ca Catalan
ceb Cebuano
chr Cherokee
ny Chichewa
zh-CN Chinese (Simplified)
zh-TW Chinese (Traditional)
co Corsican
hr Croatian
cs Czech
da Danish
nl Dutch
en English
eo Esperanto
et Estonian
ee Ewe
fo Faroese
tl Filipino
fi Finnish
fr French
fy Frisian
gaa Ga
gl Galician
ka Georgian
de German
el Greek
gn Guarani
gu Gujarati
ht Haitian Creole
ha Hausa
haw Hawaiian
iw Hebrew
hi Hindi
hmn Hmong
hu Hungarian
is Icelandic
ig Igbo
id Indonesian
ia Interlingua
ga Irish
it Italian
ja Japanese
jw Javanese
kn Kannada
kk Kazakh
rw Kinyarwanda
rn Kirundi
kg Kongo
ko Korean
kri Krio (Sierra Leone)
ku Kurdish
ckb Kurdish (Soranî)
ky Kyrgyz
lo Laothian
la Latin
lv Latvian
ln Lingala
lt Lithuanian
loz Lozi
lg Luganda
ach Luo
lb Luxembourgish
mk Macedonian
mg Malagasy
ms Malay
ml Malayalam
mt Maltese
mi Maori
mr Marathi
mfe Mauritian Creole
mo Moldavian
mn Mongolian
my Myanmar (Burmese)
sr-ME Montenegrin
ne Nepali
pcm Nigerian Pidgin
nso Northern Sotho
no Norwegian
nn Norwegian (Nynorsk)
oc Occitan
or Oriya
om Oromo
ps Pashto
fa Persian
pl Polish
pt-BR Portuguese (Brazil)
pt Portuguese (Portugal)
pa Punjabi
qu Quechua
ro Romanian
rm Romansh
nyn Runyakitara
ru Russian
sm Samoan
gd Scots Gaelic
sr Serbian
sh Serbo-Croatian
st Sesotho
tn Setswana
crs Seychellois Creole
sn Shona
sd Sindhi
si Sinhalese
sk Slovak
sl Slovenian
so Somali
es Spanish
es-419 Spanish (Latin American)
su Sundanese
sw Swahili
sv Swedish
tg Tajik
ta Tamil
tt Tatar
te Telugu
th Thai
ti Tigrinya
to Tonga
lua Tshiluba
tum Tumbuka
tr Turkish Download
tk Turkmen
tw Twi
ug Uighur
uk Ukrainian
ur Urdu
uz Uzbek
vi Vietnamese
cy Welsh
wo Wolof
xh Xhosa
yi Yiddish
yo Yoruba
zu Zulu
Would you like to inspect the original subtitles? These are the user uploaded subtitles that are being translated: 0 00:00:00,120 --> 00:00:07,440 Inside this smartphone are 62 microchips containing a total of 90 billion transistors. 1 00:00:07,440 --> 00:00:13,720 These microchips are incredibly powerful and the cornerstone of all technology, but how are 2 00:00:13,720 --> 00:00:20,640 billions of nanoscopic transistors manufactured into a microchip the size of a tiny ant? 3 00:00:20,640 --> 00:00:27,240 Well, all these microchips were manufactured in a semiconductor fabrication plant like this one. 4 00:00:27,240 --> 00:00:34,760 Inside it is a clean room which spans the area of 8 football fields and is filled with hundreds of 5 00:00:34,760 --> 00:00:41,680 machines ranging in size from that of a van to that of a city bus and costing anywhere between 6 00:00:41,680 --> 00:00:50,400 a few million and 170 million dollars. Within this microchip factory, silicon wafers travel 7 00:00:50,400 --> 00:00:57,800 from machine to machine and undergo around a thousand processes over a 3-month period. And, 8 00:00:57,800 --> 00:01:04,200 by the end of production, each silicon wafer will be covered in hundreds of CPU chips 9 00:01:04,200 --> 00:01:11,080 each containing 26 billion transistors. When we zoom in we can see the nanoscopic 10 00:01:11,080 --> 00:01:16,800 transistors at the bottom and over a dozen layers of wires above. This 11 00:01:16,800 --> 00:01:22,000 integrated circuit is then cut out from the wafer, tested, and packaged so that 12 00:01:22,000 --> 00:01:28,680 it can be installed into your desktop computer. In this video we’re going to explore the entire 13 00:01:28,680 --> 00:01:34,920 microchip manufacturing process and show you how billions of nanoscopic transistors 14 00:01:34,920 --> 00:01:42,200 and an impossibly complex 3D maze of wires are manufactured in one of the world’s most 15 00:01:42,200 --> 00:01:48,560 technologically advanced microchip factories. It’s an incredibly complicated process, 16 00:01:48,560 --> 00:02:03,400 so stick around and let’s jump right in! A portion of this video is sponsored by Brilliant.org. 17 00:02:03,400 --> 00:02:10,840 There are two sides to understanding how microchip manufacturing works. The first is the sequence of 18 00:02:10,840 --> 00:02:17,800 steps and processes needed to build the nanoscopic transistors and the labyrinth of wires. Whereas 19 00:02:17,800 --> 00:02:24,080 the second is how the semiconductor fab and multimillion dollar equipment on the cleanroom 20 00:02:24,080 --> 00:02:31,040 floor work, and we’ll be flipping between these two sides to get a complete picture. 21 00:02:31,040 --> 00:02:37,640 Let’s start by opening up this desktop computer, focusing on the CPU and taking a look at what’s 22 00:02:37,640 --> 00:02:45,200 inside. Here we have an integrated circuit, or die, which we’ll refer to as a chip. This chip 23 00:02:45,200 --> 00:02:52,560 has 24 cores, a memory controller, a graphics processor, and many other sections. Within one 24 00:02:52,560 --> 00:02:57,840 of the cores, we can see its block diagram and the various elements. Zooming in on 25 00:02:57,840 --> 00:03:04,840 this multiply block, we find a layout of 44 thousand transistors that physically execute 26 00:03:04,840 --> 00:03:13,040 32-bit multiplication and constitute just point zero zero zero one seven percent of the 27 00:03:13,040 --> 00:03:20,480 overall 26 billion transistors in the CPU. Zooming in even further, we see layers of 28 00:03:20,480 --> 00:03:26,920 metal wires, or interconnects, and at the very bottom are the transistors that form the basic 29 00:03:26,920 --> 00:03:32,760 logic gates. Note that these layers of metal interconnects aren’t floating, but rather, 30 00:03:32,760 --> 00:03:39,320 the empty space that you see is filled with insulating materials, thus providing structure, 31 00:03:39,320 --> 00:03:44,880 and preventing the metal wire layers from touching. Furthermore, here we’re only showing 32 00:03:44,880 --> 00:03:51,360 the transistors at the bottom and five layers of metal interconnects with vias traveling vertically 33 00:03:51,360 --> 00:03:58,600 between the layers. In actuality there are a total of 17 metal layers of wires in the CPU, 34 00:03:58,600 --> 00:04:05,200 and each successive set of levels uses larger and larger interconnects. At the bottom are 35 00:04:05,200 --> 00:04:11,360 local interconnects that move data around this 32 bit multiply circuit. In the middle are 36 00:04:11,360 --> 00:04:18,080 intermediate interconnects that move data around the core, and at the top are global interconnects 37 00:04:18,080 --> 00:04:23,280 that move data around the entire CPU. You might be wondering how small are 38 00:04:23,280 --> 00:04:29,720 these transistors? Zooming in again and past the interconnect layers we find FinFets, 39 00:04:30,400 --> 00:04:38,800 which are transistors whose channel dimensions are 36 by 6 by 52 nanometers with a transistor 40 00:04:38,800 --> 00:04:46,440 to transistor pitch of 57 nanometers. Clearly the transistors are incredibly small. Here’s 41 00:04:46,440 --> 00:04:52,640 a mitochondria, a dust particle, and a human hair for size comparisons. 42 00:04:52,640 --> 00:04:59,160 Now that you have a sense of what the transistors and labyrinth of metal interconnects look like, 43 00:04:59,160 --> 00:05:05,600 let’s explore how they’re manufactured. We’ll begin with an analogy. Imagine baking 44 00:05:05,600 --> 00:05:13,800 a cake that’s 80 layers tall, with each layer cut to a unique shape. To make this cake there are 45 00:05:13,800 --> 00:05:21,360 940 steps in the recipe, which takes 3 months to complete and includes hundreds of exotic 46 00:05:21,360 --> 00:05:28,680 ingredients. And, if any measurement, baking time, or temperature is more than one percent off, 47 00:05:28,680 --> 00:05:34,840 then the cake is entirely ruined. That’s kind of what it’s like to make a microchip, 48 00:05:34,840 --> 00:05:41,400 but microchips are even more complicated. Let’s look at a single layer of this integrated 49 00:05:41,400 --> 00:05:47,720 circuit and run through a simplified set of steps used to build it. To start, 50 00:05:47,720 --> 00:05:54,920 a layer of insulating silicon dioxide is deposited on top of the wafer and then a layer of light 51 00:05:54,920 --> 00:06:03,360 sensitive photoresist is spread across the top. Next, using UV Light and a stencil, a pattern is 52 00:06:03,360 --> 00:06:10,720 applied to the photoresist. Solvents then are used to remove the areas hit by the UV light, 53 00:06:10,720 --> 00:06:19,040 thus creating a patterned mask layer. Using the mask, the revealed silicon dioxide is etched away 54 00:06:19,040 --> 00:06:27,400 down to the previous layer. Next the mask layer is removed, and a layer of copper is added to cover 55 00:06:27,400 --> 00:06:35,000 the wafer and fill in the areas that were just etched away. Finally, the surface is ground down 56 00:06:35,000 --> 00:06:43,160 and leveled off to reveal the copper and insulator patterns. And thus, a single layer is completed. 57 00:06:43,160 --> 00:06:49,360 In order to build the next layer, which is a vertical set of metal vias, we repeat the 58 00:06:49,360 --> 00:06:56,480 same set of steps, but use a different pattern for the photomask. Since these layers are all 59 00:06:56,480 --> 00:07:03,360 built using the same set of steps it’s more effective to visualize the steps as a circle 60 00:07:03,360 --> 00:07:11,880 like a clock. To build all the 80 layers of the die, this sequence is repeated over and over, 61 00:07:11,880 --> 00:07:20,160 resulting in 940 steps. One important note is that the FinFet transistors at the bottom are 62 00:07:20,160 --> 00:07:26,560 even more complicated than the metal wires, and thus additional steps are needed to fabricate 63 00:07:26,560 --> 00:07:33,440 them. Furthermore, cleaning the wafer to wash away dust particles that may have landed on the wafer, 64 00:07:33,440 --> 00:07:38,600 as well as inspecting the wafer to make sure everything is being built properly, 65 00:07:38,600 --> 00:07:44,800 happens frequently and these steps need to be added to the circle. A different tool is 66 00:07:44,800 --> 00:07:52,000 used to complete each of these process steps. . Now that we have an understanding of the steps, 67 00:07:52,000 --> 00:07:58,160 let’s take a look at this semiconductor fabrication plant. This CPU is manufactured 68 00:07:58,160 --> 00:08:07,760 on a 300-millimeter silicon wafer which can fit 230 CPU chips. In contrast DRAM chips are 69 00:08:07,760 --> 00:08:16,160 considerably smaller and thus 952 of them can fit on a wafer. These silicon wafers are carried in 70 00:08:16,160 --> 00:08:24,520 stacks of 25 using a container called a front opening universal pod, or foup. This sealed 71 00:08:24,520 --> 00:08:31,640 plastic wafer carrier is transported around the cleanroom floor using an overhead transport system 72 00:08:31,640 --> 00:08:39,160 which lowers the foup onto the tool’s landing pad. Inside the tool, robotic arms transport the wafer 73 00:08:39,160 --> 00:08:45,280 through vacuum load locks and to different process chambers where materials are added, 74 00:08:45,280 --> 00:08:52,000 removed, or processed in ways that we’ll explore later. The wafers are then returned to the foup, 75 00:08:52,000 --> 00:08:58,360 resealed inside, lifted up to the overhead transport system, and carried to and dropped 76 00:08:58,360 --> 00:09:05,000 onto the next tool, where the next step in the process is completed. To build the entire chip 77 00:09:05,000 --> 00:09:11,840 composed of 80 different layers it takes 3 months of traveling from tool to tool where at each 78 00:09:11,840 --> 00:09:19,280 stop one of the 940 process steps is completed. In order to increase the microchip mass production 79 00:09:19,280 --> 00:09:25,720 capabilities of a semiconductor fabrication plant or fab, typically there are dozens of the 80 00:09:25,720 --> 00:09:33,160 same semiconductor tools organized in rows that perform the same process. On the cleanroom floor 81 00:09:33,160 --> 00:09:40,360 there are a total of 435 semiconductor tools resulting in the fab’s production capacity of 82 00:09:40,360 --> 00:09:49,640 50,000 wafers or 11.5 million CPUs a month. These tools have rather complicated names, 83 00:09:49,640 --> 00:09:55,240 so we’ll start by categorizing them according to their functionality. There are 6 groups: 84 00:09:55,240 --> 00:10:02,200 making the mask layer, adding material, removing material, modifying the material, 85 00:10:02,200 --> 00:10:08,360 cleaning the wafer, and finally inspecting the wafer. We’ve color coded the different 86 00:10:08,360 --> 00:10:15,400 functional groups to the various tools and process steps to help you not get lost. 87 00:10:15,400 --> 00:10:21,520 Let’s next look at each of these semiconductor tools and see how they process the wafer in 88 00:10:21,520 --> 00:10:27,720 various ways. We’ll start with the ones that are used to make the mask layer or the nanoscopic 89 00:10:27,720 --> 00:10:34,640 stencil on the wafer. These tools include the photoresist spin coater, photolithography tool, 90 00:10:34,640 --> 00:10:42,320 developer and photoresist stripper. First the photoresist spin coater applies a light-sensitive 91 00:10:42,320 --> 00:10:47,600 layer to the surface of the wafer and sends it through a soft bake where the wafer is 92 00:10:47,600 --> 00:10:53,600 heated in order to evaporate the solvent from the photoresist. Next the wafer goes to the 93 00:10:53,600 --> 00:11:00,960 lithography tool which shines UV light through a stencil, which is technically called a photomask. 94 00:11:00,960 --> 00:11:08,000 The light passes through the stencil and is then demagnified or shrunk down to produce a nanoscopic 95 00:11:08,000 --> 00:11:13,800 pattern on the wafer. Wherever the light from the stencil touches the wafer, the photoresist is 96 00:11:13,800 --> 00:11:20,280 weakened. The wafer then goes to the developer and the weakened photoresist is washed away, 97 00:11:20,280 --> 00:11:27,040 leaving only the patterned nanoscopic stencil on the wafer. The wafer is then sent through a hard 98 00:11:27,040 --> 00:11:33,360 bake to harden the remaining photoresist. Next the wafer travels to other tools to 99 00:11:33,360 --> 00:11:40,120 undergo processing, and once these processes are completed the wafer goes to a photoresist 100 00:11:40,120 --> 00:11:46,720 stripper which uses solvents to dissolve and remove the photoresist mask layer. And that’s 101 00:11:46,720 --> 00:11:53,080 how a mask layer is formed and then removed. The photolithography tool is one of the most 102 00:11:53,080 --> 00:12:00,520 important, so let’s take a look at it. Inside is a UV light source, a set of lenses to 103 00:12:00,520 --> 00:12:07,920 focus the light, a photomask which contains the stencil, or design of the layer to be patterned, 104 00:12:07,920 --> 00:12:16,200 and a wafer carrier. The photomask is 6 by 6 inches, and, based on the dimensions of the CPU, 105 00:12:16,200 --> 00:12:21,800 can fit 2 copies of a single layer of the CPU design. The purpose of using 106 00:12:21,800 --> 00:12:29,440 a photomask with these crazy optics is because it’s a reliable way to copy and paste a design 107 00:12:29,440 --> 00:12:39,200 for billions of nanoscopic transistors and wires onto 230 identical CPUs on a single wafer in a 108 00:12:39,200 --> 00:12:47,000 few minutes. After the light passes through the photomask, the UV light goes to more lenses in 109 00:12:47,000 --> 00:12:53,840 order to shrink down the pattern by a factor of 4 and print a single layer of the design onto the 110 00:12:53,840 --> 00:13:01,360 photoresist. The wafer carrier steps from position to position, printing the photomask image at each 111 00:13:01,360 --> 00:13:08,720 stop, until all 230 chips are patterned. Let’s clarify one detail. In our previous 112 00:13:08,720 --> 00:13:16,240 examples, we talked a lot about this CPU having 80 layers. Specifically, what we were referring to is 113 00:13:16,240 --> 00:13:22,800 the number of photomasks and mask layers used to create all the different layers of patterns on 114 00:13:22,800 --> 00:13:30,520 the wafer. Therefore, one complete CPU chip uses 80 different photomasks, each costing 115 00:13:30,520 --> 00:13:39,280 300,000 dollars. With only one mask layer being patterned at a time, this CPU chip will undergo 80 116 00:13:39,280 --> 00:13:45,840 separate visits to the lithography tool. We could spend another hour talking about photolithography 117 00:13:45,840 --> 00:13:53,200 but let’s move onto the next category of tools. Deposition tools are used to add or deposit 118 00:13:53,200 --> 00:13:59,240 material onto the wafer. A lot of times we use the mask layer from the photolithography 119 00:13:59,240 --> 00:14:05,600 step to add materials to the areas uncovered by the mask layer, kind of like spray painting 120 00:14:05,600 --> 00:14:12,360 through a stencil. Due to the wide range of elements and compounds used to create the layers, 121 00:14:12,360 --> 00:14:18,920 deposition tools have a wide range of variations with complicated names and acronyms for each 122 00:14:18,920 --> 00:14:25,760 variant. But essentially there are 3 key groups of materials that are added or deposited onto 123 00:14:25,760 --> 00:14:33,200 the wafer: metals such as copper or tantalum, insulators which are typically called oxides, 124 00:14:33,200 --> 00:14:39,480 and crystalline layers of silicon. Each group of different materials uses different physics and 125 00:14:39,480 --> 00:14:44,720 chemistry principles to deposit the material on the wafer and therefore has a different 126 00:14:44,720 --> 00:14:50,160 technical name for the tool that deposits the material. Deposition tools typically have a 127 00:14:50,160 --> 00:14:57,040 central wafer handling chamber, with the various chambers attached to the edges, each one dedicated 128 00:14:57,040 --> 00:15:03,800 to adding just a single element or compound. The next category of machines do the opposite, 129 00:15:03,800 --> 00:15:10,720 which is to remove material. There are 2 key methods. The first is etching. Etchers 130 00:15:10,720 --> 00:15:17,480 use either corrosive chemicals or high energy plasmas to react with and remove materials from 131 00:15:17,480 --> 00:15:23,480 the surface of the wafer. They are typically used with the mask layer stencil in order to remove the 132 00:15:23,480 --> 00:15:29,960 material exposed by the mask, thus creating a hole that can be later filled by a deposition tool. 133 00:15:29,960 --> 00:15:37,600 The second method to remove material is CMP, which is chemical mechanical planarization. CMP 134 00:15:37,600 --> 00:15:44,240 applies slurry and uses abrasive pads to grind and polish away the top surface of the wafer, 135 00:15:44,240 --> 00:15:51,560 making it perfectly flat. CMP levels off the top layers of the wafer and is typically used as the 136 00:15:51,560 --> 00:15:57,800 last step in a cycle of processes in order to prepare the wafer for another layer to be added. 137 00:15:57,800 --> 00:16:04,920 The fourth category are tools that modify the silicon and are called ion implanters. These tools 138 00:16:04,920 --> 00:16:12,560 use the photomask stencil to bombard the unmasked regions with phosphor, boron, or other elements 139 00:16:12,560 --> 00:16:20,200 in order to make the P and the N regions required to form the transistors themselves. Therefore, ion 140 00:16:20,200 --> 00:16:26,560 implanters are only used in the front end of line. You might think that this is adding material. 141 00:16:26,560 --> 00:16:34,000 However, ion implanters only add around one atom of phosphor or boron for every 10,000 atoms of 142 00:16:34,000 --> 00:16:41,120 silicon. Additionally, while other machines spray paint a layer on top of the wafer, ion implanters 143 00:16:41,120 --> 00:16:47,960 hurl atoms deep into the silicon lattice, kind of like a cannon launching a baseball 6 feet into 144 00:16:47,960 --> 00:16:54,280 a concrete wall. This process typically damages the silicon lattice, which is why the following 145 00:16:54,280 --> 00:17:00,760 step is to repair the silicon by heating the wafer using a separate tool called an annealer. 146 00:17:00,760 --> 00:17:06,880 The fifth category of tools are used to clean and remove any contaminants or particles from the 147 00:17:06,880 --> 00:17:14,400 wafer. These wafer washers use ultra-pure water to clean the wafer and then dry it with nitrogen or 148 00:17:14,400 --> 00:17:20,640 hot isopropyl alcohol. Cleaning the wafer happens rather frequently in order to remove any stray 149 00:17:20,640 --> 00:17:27,600 particles that may have fallen onto the wafer. And finally, sixth are tools that inspect the 150 00:17:27,600 --> 00:17:34,200 transistors and metal layers for defects and are called metrology tools. A common metrology 151 00:17:34,200 --> 00:17:40,720 tool uses a scanning electron microscope with nanometer-level resolution to take pictures of the 152 00:17:40,720 --> 00:17:46,440 top surface of the wafer and determine if there are defects such as improperly patterned layers 153 00:17:46,440 --> 00:17:52,120 or particles on the surface. When fabricating an integrated circuit that takes 3 months to 154 00:17:52,120 --> 00:17:58,880 complete, it’s important to repeatedly monitor the progress and make sure that each of the processes 155 00:17:58,880 --> 00:18:06,240 is being executed with nanometer-level precision. Now that we’ve covered each of the categories, 156 00:18:06,240 --> 00:18:10,840 here are the color coded process steps along with the layout of the tools in the 157 00:18:10,840 --> 00:18:16,160 semiconductor fabrication plant. Let’s run through the complete set of steps used to 158 00:18:16,160 --> 00:18:24,600 manufacture a single metal interconnect layer. First a layer of insulating silicon dioxide is 159 00:18:24,600 --> 00:18:31,480 deposited onto the wafer. Next photoresist is spread across the surface and the wafer is sent 160 00:18:31,480 --> 00:18:37,480 through a soft bake to remove the solvent. The wafer then travels to the photolithography tool 161 00:18:37,480 --> 00:18:43,200 where the design from the photomask is transferred to each of the chips on the wafer by weakening 162 00:18:43,200 --> 00:18:49,440 the areas of photoresist hit by the light. The wafer next goes to the developer to wash away 163 00:18:49,440 --> 00:18:54,520 the sections that were hit by the light from the lithography tool and then through a hard bake to 164 00:18:54,520 --> 00:19:01,360 harden the remaining photoresist. With the mask layer built, the wafer goes to an etching tool, 165 00:19:01,360 --> 00:19:07,960 where a plasma etcher removes a vertical column through the exposed silicon dioxide until it 166 00:19:07,960 --> 00:19:15,000 reaches the previous layer’s metal vias. Next the wafer is sent to a photoresist stripper where the 167 00:19:15,000 --> 00:19:21,720 mask layer is removed. The wafer then travels to a physical vapor deposition tool where a 168 00:19:21,720 --> 00:19:28,920 sequence of metals fills in the exposed pattern and coats the wafer in metal. Finally the wafer 169 00:19:28,920 --> 00:19:35,680 is sent to a chemical mechanical planarization tool where the metal is ground down so that all 170 00:19:35,680 --> 00:19:43,040 that remains is a flat layer of insulating silicon dioxide and conductive copper interconnects that 171 00:19:43,040 --> 00:19:49,880 match the pattern from the photomask. A single metal layer is now completed, and the wafer is 172 00:19:49,880 --> 00:19:57,600 ready for the next cycle to begin where insulating silicon dioxide and the vias will be added. Note 173 00:19:57,600 --> 00:20:03,760 that cleaning and wafer metrology or inspection steps occur in between many of these other 174 00:20:03,760 --> 00:20:10,520 steps. Furthermore, the process steps to make the transistors are less straightforward and utilize 175 00:20:10,520 --> 00:20:16,760 the ion implanter, and thus we’ll cover them in a separate video on transistor physics and design. 176 00:20:16,760 --> 00:20:21,200 These steps are for building the integrated circuit on the wafer, however, 177 00:20:21,200 --> 00:20:26,880 there are additional steps in manufacturing a microchip which we’ll explore in a little bit. 178 00:20:26,880 --> 00:20:32,840 But before we get there, one important thing to note is that the semiconductor industry 179 00:20:32,840 --> 00:20:40,320 is incredibly secretive regarding the exact tool layout and the process steps and recipes used to 180 00:20:40,320 --> 00:20:47,040 make the transistors. We wanted to make the best video on how microchips are made and it took us 181 00:20:47,040 --> 00:20:55,440 180 hours of scouring the internet and textbooks for information and reference images and, using 182 00:20:55,440 --> 00:21:03,800 what we found, we spent 205 hours modeling each of these tools, the many layers of the integrated 183 00:21:03,800 --> 00:21:12,120 circuit, and the semiconductor fab. Furthermore, writing the script took about 100 hours, and then 184 00:21:12,120 --> 00:21:22,120 animating all these visuals took more than 825 hours. As a result, this video took over 1300 185 00:21:22,120 --> 00:21:29,560 hours to make, and it’s entirely free to watch. We want to make more videos like this one where we 186 00:21:29,560 --> 00:21:37,160 explore computer architecture and how transistors work, and we can’t do it without your help. The 187 00:21:37,160 --> 00:21:44,320 best way you can help is by taking a few seconds to scroll down, write a comment below, like this 188 00:21:44,320 --> 00:21:51,680 video, subscribe if you haven’t already and then share this video on social media or send it to a 189 00:21:51,680 --> 00:21:58,520 friend or colleague. Truly, just a few seconds of your time helps far more than you think. 190 00:21:59,200 --> 00:22:05,560 Additionally, we have a Patreon page where we’ll be releasing behind the scenes footage 191 00:22:05,560 --> 00:22:11,920 of our work and updates for upcoming videos. If you find what we do useful, 192 00:22:11,920 --> 00:22:18,800 we would appreciate any support. Thank you. So then, what are the additional steps in 193 00:22:18,800 --> 00:22:23,280 manufacturing a microchip? Before chip manufacturing at the fab, 194 00:22:23,280 --> 00:22:29,240 we first have to manufacture the silicon wafers by refining quartzite into pure silicon, 195 00:22:29,240 --> 00:22:35,960 and then growing a monocrystalline ingot and cutting it into wafers. For reference, 196 00:22:35,960 --> 00:22:41,000 these 300-millimeter wafers are around three-quarters of a millimeter thick, 197 00:22:41,000 --> 00:22:46,240 they have a barcode on the side and a small notch in them to indicate the direction of the 198 00:22:46,240 --> 00:22:52,880 crystal lattice. Furthermore, these wafers are incredibly delicate, and shatter into hundreds 199 00:22:52,880 --> 00:22:59,120 of shards when broken. A single wafer costs around a hundred dollars, but after being 200 00:22:59,120 --> 00:23:07,000 populated with CPUs it’s worth closer to a hundred thousand dollars, making it quite literally ten 201 00:23:07,000 --> 00:23:13,120 times more valuable than its weight in gold. Moving onto the steps after chip manufacturing. 202 00:23:13,120 --> 00:23:19,960 The completed wafer is sent to a separate building where each of the CPUs undergoes rigorous testing 203 00:23:19,960 --> 00:23:26,760 to figure out if it works as intended. If a CPU works, that’s great. But frequently a particle 204 00:23:26,760 --> 00:23:33,120 or photomask defect has damaged a section of the integrated circuit, rendering that section 205 00:23:33,120 --> 00:23:40,600 defective. These semi-functional circuits are then categorized, or binned, based on what still works. 206 00:23:40,600 --> 00:23:50,640 These Intel Thirteenth Gen processors are sold as an i9, i7, i5, or i3, depending on how many cores 207 00:23:50,640 --> 00:23:56,520 are functional with different product lines of CPUs whose on-board integrated graphics sections 208 00:23:56,520 --> 00:24:02,000 are defective. These wafers are transported to another building where the chips are cut 209 00:24:02,000 --> 00:24:08,920 out using a laser, flipped over, and placed on an interposer which distributes the connection points 210 00:24:08,920 --> 00:24:15,080 to a printed circuit board while a protective heat conductive cover is placed on the back 211 00:24:15,080 --> 00:24:20,960 side. The printed circuit board holds the landing grid array that interfaces with the motherboard 212 00:24:20,960 --> 00:24:28,120 as well as various electrical components. Next an integrated heat spreader is mounted on top, 213 00:24:28,120 --> 00:24:36,520 and the entire assembly is tested one last time before being packaged for sale. Finally, the CPU 214 00:24:36,520 --> 00:24:42,680 is now ready to be mounted onto the motherboard and installed into your desktop computer. 215 00:24:42,680 --> 00:24:47,920 It’s important to understand that chip manufacturing requires an incredible 216 00:24:47,920 --> 00:24:54,040 amount of science and engineering and there’s a free and easy way to learn the basic principles 217 00:24:54,040 --> 00:25:02,360 inside each of these complex tools and that’s with this video’s sponsor, Brilliant.org! Brilliant 218 00:25:02,360 --> 00:25:08,520 reimagines how courses are taught. Instead of boring hour-long lectures or textbooks 219 00:25:08,520 --> 00:25:16,280 that put you to sleep, Brilliant uses fun and interactive modules inside thousands of lessons 220 00:25:16,280 --> 00:25:23,680 from basics to advanced topics – and new lessons are added every month. Whatever your skill level, 221 00:25:23,680 --> 00:25:30,880 Brilliant customizes its content to fit your needs and allows you to learn at your own pace. 222 00:25:30,880 --> 00:25:37,920 We use Brilliant daily. We’re working on videos on how AI and Chat GPT Works, and 223 00:25:37,920 --> 00:25:45,600 so each of our animators is progressing through their lessons on How Large Language Models work. 224 00:25:45,600 --> 00:25:51,480 Because you’re watching this video, you probably enjoy learning about how technology works, 225 00:25:51,480 --> 00:25:58,400 and fortunately for you, Brilliant just added a course on this very topic. In it they have 226 00:25:58,400 --> 00:26:06,560 lessons such as How GPS Works, How Computer Memory Works, and how Recommendation Algorithms 227 00:26:06,560 --> 00:26:12,280 such as those used by YouTube work. If you’re looking to advance your career, 228 00:26:12,280 --> 00:26:18,880 Brilliant is the go-to resource for leveling up your skills and staying up-to-date on the latest 229 00:26:18,880 --> 00:26:24,720 concepts behind world-changing technology. For the viewers of this channel, Brilliant 230 00:26:24,720 --> 00:26:32,120 is offering a free 30-day trial with access to all their thousands of lessons. Additionally, 231 00:26:32,120 --> 00:26:37,320 Brilliant is offering 20% off an annual subscription. Just go to 232 00:26:37,320 --> 00:26:44,280 brilliant.org/brancheducation. The link is in the description below. 233 00:26:44,280 --> 00:26:51,480 Microchip Fabrication is a massive topic, and thus, we have two more equally complex videos 234 00:26:51,480 --> 00:26:58,280 that we’re working on. The first will be an in-depth 3D animated factory tour and the 235 00:26:58,280 --> 00:27:05,520 second will explore transistor physics, FinFets, and the next generation of transistors. We’re 236 00:27:05,520 --> 00:27:13,640 also working on a series of videos on GPUs and a separate one on CPU architecture so make sure to 237 00:27:13,640 --> 00:27:20,280 subscribe so you don’t miss any of our videos. We’re thankful to all our Patreon and YouTube 238 00:27:20,280 --> 00:27:26,880 Membership Sponsors for supporting our work. If you want to financially support our work, 239 00:27:26,880 --> 00:27:33,720 you can find the links in the description below. This is Branch Education, and we create 3D 240 00:27:33,720 --> 00:27:40,160 animations that dive deeply into the technology that drives our modern world. Watch another Branch 241 00:27:40,160 --> 00:27:47,720 video by clicking one of these cards or click here to subscribe. Thanks for watching to the end! 32464

Can't find what you're looking for?
Get subtitles in any language from opensubtitles.com, and translate them here.